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Abstract—Energy efficiency of hardware accelerators of deep
neural networks (DNN) can be improved by introducing ap-
proximate arithmetic circuits. In order to quantify the error
introduced by using these circuits and avoid the expensive hard-
ware prototyping, a software emulator of the DNN accelerator
is usually executed on CPU or GPU. However, this emulation
is typically two or three orders of magnitude slower than a
software DNN implementation running on CPU or GPU and
operating with standard floating point arithmetic instructions
and common DNN libraries. The reason is that there is no
hardware support for approximate arithmetic operations on
common CPUs and GPUs and these operations have to be
expensively emulated. In order to address this issue, we propose
an efficient emulation method for approximate circuits utilized
in a given DNN accelerator which is emulated on GPU. All
relevant approximate circuits are implemented as look-up tables
and accessed through a texture memory mechanism of CUDA
capable GPUs. We exploit the fact that the texture memory
is optimized for irregular read-only access and in some GPU
architectures is even implemented as a dedicated cache. This
technique allowed us to reduce the inference time of the emulated
DNN accelerator approximately 200 times with respect to an
optimized CPU version on complex DNNs such as ResNet.
The proposed approach extends the TensorFlow library and is
available online at github.com/ehw-fit/tf-approximate.
I. INTRODUCTION
As the training of deep neural networks (DNNs) is a
very computationally expensive procedure for state-of-the-art
DNNs (containing hundreds of layers and ten millions of
parameters), it is usually performed on clusters of graphic
processing units (GPUs) or even on supercomputers. If a
more energy-efficient implementation is required, a specialized
hardware DNN accelerator is developed, for example, see
Google‘s TPU [1] or various academia neural chips [2],
[3]. Such accelerators typically implement only the inference
procedure for fully trained DNNs. In addition to simplifying
the DNN architecture (by the so-called pruning), a significant
power consumption reduction of the DNN hardware accel-
erator can be obtained by introducing approximate memory
and approximate arithmetic circuits [4]. As applications of
DNNs are highly error-resilient [5], [6], the error introduced
by approximate (i.e. simplified) implementations of circuits
and programs often remains acceptable and, in most cases,
invisible to the user. It is, however, important to quantify the
error introduced by employing approximate circuits and find
the best tradeoff between the error and power requirements
prior a real hardware design is started. This is usually done
with the help of software platforms developed for DNN
design and training (such as TensorFlow [7]). These platforms
are, however, optimized for standard floating point arithmetic
operations available in processors and GPUs and use stan-
dard libraries of mathematical functions. If these operations
are replaced with user-specific (fixed point) operations (e.g.,
approximate multipliers), the DNN execution is slowed down
by several orders of magnitude on processors as well as GPUs.
The reason is that there is no hardware support for approximate
arithmetic operations on common processors and GPUs and
these operations have to be expensively emulated.
In order to analyze the DNN error after introducing ap-
proximate arithmetic operations into the computation datapath
of a hardware DNN accelerator, we propose a new GPU-
based emulation platform for DNN accelerators containing
approximate circuits. The reason for choosing a GPU is that (i)
complex DNNs are usually trained using software tools such as
TensorFlow that are highly optimized for GPUs and (ii) GPUs
provide higher performance than common processors for DNN
applications. Note that determining a suitable approximate
implementation of arithmetic operation for a given DNN
and a given application requires evaluating many candidate
approximate operations and, in most cases, performing addi-
tional parameter fine-tuning (i.e. re-training). Existing DNN
development platforms do not support the aforementioned
approach. For example, Ristretto (operating over Caffe) is
capable of evaluating various number representations that can
be employed in DNNs and find an optimum bit width for these
operations [8]. However, it does not support approximate arith-
metic operations, i.e. only common operations with reduced
bit widths can be executed.
In the proposed emulation platform, all relevant approxi-
mate circuits are implemented as look-up tables and accessed
through a texture memory mechanism of CUDA capable
GPUs. We exploit the fact that the texture memory is op-
timized for irregular read-only access and in some GPU
architectures is even implemented as a dedicated cache. This
technique allowed us to reduce the inference time of the
emulated DNN accelerator approximately 200 times with
respect to an optimized CPU version on complex DNNs such
as ResNet. The proposed approach has been embedded into
the TensorFlow library.
II. CNNS WITH APPROXIMATE MULTIPLIERS EMULATED
ON GPU
Various quantization schemes have been applied within
DNNs [9], [10], [11]. The affine transformation represents
the most preferred technique which is employed, for example,
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also in TensorFlow (TF). It allows an efficient implementation
of arithmetic operations using only integer arithmetic on the
quantized values. This quantization scheme Q : R→ N maps
a real number r to an integer i to ensure the following equality:
r = α(i− β), (1)
where α and β are two constants corresponding with the so-
called scale and zero-point [11]. While α is a positive real
number, β should be a number of the same type as i. The
constants are chosen in such a way that the real value r = 0
is exactly representable by a quantized value. This requirement
is important because many computations result in 0 and it is
highly undesirable to propagate a non-zero quantization error
to next layers. In addition, zero padding is often applied.
To improve the efficiency, the convolution on two func-
tions is typically implemented using the N × N matrix
multiplication. Given two input matrices denoted as input
and filter, both having N × N real elements, the output
value corresponding with an element of the matrix product
at position [i, j] is calculated as follows:
output[i, j] =
N∑
k=1
input[i, k]filter[k, j] (2)
When we apply the affine transform (Eq. 1), the output is:
output[i, j] =
N∑
k=1
α1(input[i, k]− β1)α2(filter[k, j]− β2)
(3)
where x represents the quantized value of x. This expression
can be rewritten as
output[i, j] = α1α2
N∑
k=1
input[i, k]filter[k, j]−
α2β2
N∑
k=1
input[i, k]− α1β1
N∑
k=1
filter[k, j] +Nα1α2β1β2
(4)
The first sum in Eq. 4 represents the summation on the
quantized values which can be calculated using the integer
operations. In hardware, this can efficiently be implemented
using an integer MAC circuit. The remaining two sums can
also be done on the quantized values but it is beneficial for
our purposes to express them in terms of the real numbers.
The obtained equation describes the convolution on two inde-
pendently quantized inputs followed by the dequantization.
As analyzed in [1], the 8-bit operations are sufficient for
DNN accelerators based on integer arithmetic. It means that
we need a MAC unit consisting of an 8-bit multiplier and
32-bit accumulator to calculate a single element of the matrix
product [11]. To emulate the behavior of the approximate mul-
tipliers employed in the MAC, an 8-bit approximate multiplier
is used for determining the product input[i, k]filter[k, j] in
our DNN approximate hardware accelerator.
Several types of 2D convolutional layers that implement a
variant of Eq. 2 are available in TF. To support the approximate
multiplications in the training as well as inference process
seamlessly without the necessity to rewrite the training algo-
rithms already implemented in TF, we propose to introduce an
alternative approximate 2D convolutional layer to each type
of the 2D convolution implementing a variant of Eq. 4. The
approximate layer reads two floating-point inputs and produces
a single floating-point output which has the same range as if
we use the original convolutional layer.
Compared to the common convolutional layers, we need to
provide some additional information: four scalars specifying
the quantization coefficients, a model of the approximate
multiplier, expected range of the quantized values ([-128, 127]
for signed, [0, 255] for unsigned multipliers) and requested
round mode for the rounding applied during the quantization.
In fact, the coefficients can be calculated independently for
each input vector using the knowledge of the range of the
inputs (i.e. minimum and maximum value). The approximate
multiplication is specified by means of its truth table. This
approach offers the highest throughput and does not cause any
limitations as the truth table for an 8-bit multiplier occupies
only 128 kB.
The design flow is as follows. Firstly, a DNN model is
created or loaded in TF. Then, all convolutional layers are
identified and replaced by corresponding approximate variants.
During this process, the minimum and maximum operators
are inserted into the computational path and connected to the
approximate layers. At the end, we obtain a transformed graph
which is suitable for the inference as well as training because
the minimum and maximum values of the input tensors are
determined once per a batch. A part of the original and
transformed graph is shown in Fig. 1.
III. GPU IMPLEMENTATION
The 2D convolution operation in TF typically expects two
4D input tensors and produces another 4D tensor provided
that the stride and dilation parameters are specified. The first
input tensor represents a batch of 3D input images given in
NHWC format (Batch×Height×Width×Channels), where the
number of channels corresponds with the fastest changing
index. The second tensor is a set of 3D filters (or kernels of the
convolution) stored in the Height×Width×Channels×Count
format, where Count specifies the number of filters applied to
the same input. The output of the convolution shares the same
layout as the input data; however, the height and width are
determined according to the shape of the kernel and the depth
of each output image depends on the number of applied filters.
The approximate version of the 2D convolution is extended by
Fig. 1. Introducing the approximate convolutional layer (AxConv2D) into the
existing graph consisting of a single convolutional layer Conv2D.
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four scalar inputs that provide the minimum and maximum
values computed independently for each input vector.
In [12], the authors applied a direct approach to imple-
ment the TF-compatible approximate 2D convolution. Unfor-
tunately, only a CPU platform was supported. The method
directly stems from the definition of the convolution operation
and the format of inputs. This leads to a system of nested
loops (over each input image in the batch, each output pixel,
each output channel etc.) which is difficult to efficiently
parallelize on GPUs. To aviod this issue, we selected the
General Matrix-matrix multiplication (GEMM) approach for
our CUDA-based GPU implementation. Similarly to the CPU-
based implementation, we adopted the idea to implement the
inner multiplication between each input and filter values using
a lookup table.
The GEMM-based approach splits the convolution into two
separate operations. (i) The patch matrix in which each row
corresponds to a single position of the kernel is constructed
(the image-to-columns phase). (ii) The patch matrix is multi-
plied with the filters matrix in which each column corresponds
to a single filter (GEMM phase). The GPU implementation of
the approximate 2D convolution mostly follows this structure,
but extends it with a few auxiliary computations to precompute
the constant terms of Eq. 4.
Algorithm 1 describes the high-level structure of our im-
plementation. At the beginning, the quantization parameters
α, β are computed using the input range information (the
minimum and maximum values provided separately for each
input). Then, the filter-only sum Sf corresponding with the
third sum in Eq. 4 is computed. The input batch is then split
into chunks of a constant size to decouple memory usage from
convolution parameters. Next, each chunk is converted to a
matrix of 8-bit integer values Mp, in which each row (patch)
corresponds to single position of the convolution kernel. At
the same time, the dequantization sum for each patch is also
computed and stored as a vector Sp. Finally, the matrix Mp
is multiplied by the matrix of filters (which are quantized
at the same time) and the results are dequantized using pre-
computed correction terms. The dequantized result of matrix
Input: input batch, filters, input batch range,
filters range
Parameters: strides, dilations, lookup table
Output: output batch
α1, β1 ← ComputeCoeffs(input batch range);
α2, β2 ← ComputeCoeffs(filters range);
Sf ←
∑
h,w,d filters[h,w, d, c];
chunks ← SplitData(input batch, chunk size);
foreach chunk ∈ chunks do
Mp,Sp ← Im2Cols(chunk, α1, β1, strides,
dilations);
O ← ApproxGEMM(Mp, Sp, filters, Sf , α1, β1,
α2, β2, lookup table);
output batch ← AppendOutput(output batch, O)
end
Algorithm 1: Approximate 2D convolution
multiplication is appended to the output of the operation.
(i) Image-to-Columns phase
The image-to-columns phase (Im2Cols function in Algo-
rithm 1) can easily be parallelized in CUDA by running a
single thread for each output value of Mp. However, in order
to compute the sums in vector Sp in a single pass over the
data, one may limit the number of parallel threads to a single
thread per patch or the thread block size has to be tied to
the patch length (the reduction can thus be performed in a
shared memory). As these approaches can limit the level of
parallelism or flexibility of the solution, we opted for a slightly
different way to compute these sums.
The thread block size in our solution is fixed and indepen-
dent of the patch length. This means that any given thread
block can process one or even several patches at the time.
Multiple reductions over the values processed by consecutive
threads have to be performed and each result has to be added
to an appropriate element of Sp. In CUDA, this can be done
(with a reasonable efficiency) by loading input values into the
shared memory and performing a prefix scan which allows
extracting the partial sums at the end of each patch. These
results are then added atomically (using atomicAdd) to the
appropriate element of Sp as the rest of the patch may be
processed by other thread blocks.
(ii) Matrix multiplication phase
The matrix multiplication phase (ApproxGEMM function in
Algorithm 1) is implemented as a typical tiled GEMM, in
which the threads of the block have to load a 2D tile from
each matrix into the shared memory and each thread computes
a single output value. The tiles in the shared memory are
quantized and stored as uint to avoid possible shared memory
access conflicts. The multiplication of quantized 8-bit values is
implemented by a lookup table containing 2562 16-bit values
stored in GPU memory and cached in L1 or L1 texture cache.
To manage this in CUDA, cudaTextureObject t is used to
store the table and tex1Dfetch<ushort> to perform the lookup
based on the index created by stitching the multiplied 8-bit
values into a single 16-bit value. The results of multiplication
(lookup) operations are accumulated in a 32-bit floating point
accumulator. The last step is to perform dequantization and
a correction according to Eq. 4 using αi, βi terms and
precomputed constants stored in vectors Sp and Sf .
IV. RESULTS
The proposed emulation platform was implemented in C++
using NVIDIA CUDA Toolkit 10.1 and integrated into Ten-
sorFlow library. Its performance was evaluated on a residual
ResNet [13] DNN because it enabled us to easily configure
the number of building blocks and thus the number of 2D
convolutional layers L and MAC operations (see Tab. I). We
focused on the performance evaluation of the approximate
layers. Note that the accuracy is the same as if we use the
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TABLE I
TIME REQUIRED TO PROCESS CIFAR-10 DATASET ON CPU AND GPU WHEN ACCURATE AND APPROXIMATE CONVOLUTIONAL LAYERS ARE EMPLOYED.
DNN parameters Accurate Conv2D Approximate AxConv2D Approx. overhead Speedup GPU vs CPU
DNN L # MACs CPU GPU CPU GPU CPU GPU Accurate Approximate
ResNet-8 7 21× 106 0.2 + 4.4 s 1.8 + 0.2 s 0.2 + 341 s 1.7 + 1.5 s 337 s 1.2 s 2.3 × 106.8 ×
ResNet-14 13 35× 106 0.2 + 7.4 s 1.9 + 0.3 s 0.2 + 724 s 1.8 + 3.1 s 718 s 2.7 s 3.5 × 148.8 ×
ResNet-20 19 49× 106 0.2 + 10.4 s 1.8 + 0.5 s 0.2 + 1105 s 1.8 + 4.7 s 1096 s 4.3 s 4.7 × 170.2 ×
ResNet-26 25 63× 106 0.2 + 13.4 s 1.9 + 0.6 s 0.2 + 1489 s 1.8 + 6.2 s 1477 s 5.6 s 5.5 × 185.0 ×
ResNet-32 31 77× 106 0.3 + 16.3 s 1.9 + 0.7 s 0.3 + 1876 s 1.9 + 7.9 s 1861 s 7.3 s 6.5 × 191.0 ×
ResNet-38 37 91× 106 0.3 + 19.3 s 1.9 + 0.8 s 0.3 + 2259 s 1.9 + 9.4 s 2241 s 8.6 s 7.3 × 200.1 ×
ResNet-44 43 106× 106 0.3 + 22.3 s 1.9 + 0.9 s 0.3 + 2640 s 2.0 + 10.9 s 2620 s 10.0 s 8.0 × 205.6 ×
ResNet-50 49 120× 106 0.3 + 25.2 s 1.9 + 1.1 s 0.3 + 3025 s 2.0 + 12.6 s 3003 s 11.7 s 8.6 × 207.2 ×
ResNet-56 55 134× 106 0.3 + 28.1 s 1.9 + 1.2 s 0.3 + 3409 s 2.0 + 13.9 s 3384 s 12.8 s 9.2 × 214.4 ×
ResNet-62 61 148× 106 0.3 + 31.1 s 1.9 + 1.3 s 0.3 + 3796 s 2.3 + 15.5 s 3767 s 14.7 s 10.0 × 213.2 ×
quantization followed by dequantization available in Tensor-
Flow. The experiments were conducted on Intel Xeon E5-
2620 CPU and NVIDIA GTX 1080 CPU. We used CIFAR-
10 dataset containing 104 input images having 32 × 32 × 3
pixels each. Ten pre-trained ResNet models were used whose
parameters are provided in Tab. I. Only the inference process
is considered to avoid any bias. The content of the LUT table
implementing an approximate multiplier does not have any
impact on the execution time. The evaluation of the data set
is divided in 10 batches consisting of 1000 images each.
Our implementation is compared with the native and highly
optimized implementation for CPUs and GPUs already avail-
able in TF (columns ‘accurate Conv2D‘) as well as with the
CPU-based approach (first column in ‘approximate Conv2D‘).
For each DNN, Tab. I reports the time in form of tinit+tcomp,
where tinit is the initialization of the computation (including
the memory allocation and data transfer which is critical
especially in case of GPUs) and tcomp required to process the
whole data set by the DNN. While tinit is nearly constant
(the same data set is used in all cases), tcomp increases
linearly with increasing the number of MACs. The last two
columns contain the achieved speedup on GPU which also
grows linearly. The proposed accelerator achieves significantly
better performance compared to the CPU-based one (see the
last column). The overhead introduced by the necessity to
perform quantization, LUT lookup and dequantization is much
smaller. For ResNet-62, the computation time was reduced
from 3796 s to 15.5 s. The overhead due to the emulation
of the approximate computations is still quite high (14.7 s)
but the total time is now acceptable for the practical usage.
Fig. 2 shows a more detailed analysis of the total computation
time for some configurations. For ResNet-62, 26% of the
total time is caused by the LUT lookups, 20% is due to
ResNet-62
ResNet-50
ResNet-32
ResNet-8
CPU implementation
0.83%
0.84%
0.89%
1.33%
64%
64%
64%
63%
7%
7%
7%
9%
28%
28%
28%
27%
GPU implementation
10%
13%
19%
55%
43%
42%
38%
22%
20%
19%
18%
14%
26%
26%
25%
9%
Initialization (tinit) Quantization LUT Lookups
Fig. 2. Distribution of the total computational time tinit + tcomp.
the quantization, dequantization and computation of min/max,
10% is spent in the initialization phase and the rest is the
remaining computation (Im2Cols, GEMM, etc.).
V. CONCLUSIONS
We proposed an efficient emulation method for DNN ac-
celerators containing approximate multipliers. This method
allowed us to reduce the inference time of the emulated
DNN accelerator approximately 200 times with respect to an
optimized CPU version on complex DNNs such as ResNet.
This opens new ways to automated design of approximate
DNN accelerators in which many candidate designs have to
be quickly evaluated.
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